



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

5e

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/082,892	02/26/2002	Pradeep Trivedi	03226/166001 (P7131)	2795
32615	7590	03/08/2005	EXAMINER	
OSHA & MAY L.L.P./SUN 1221 MCKINNEY, SUITE 2800 HOUSTON, TX 77010			PERVEEN, REHANA	
			ART UNIT	PAPER NUMBER
			2116	

DATE MAILED: 03/08/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

10/082,892

Applicant(s)

TRIVEDI ET AL.

Examiner

Rehana Perveen

Art Unit

2116

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 26 February 2002.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-47 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-16, 24-28 and 36-40 is/are rejected.
- 7) ☒ Claim(s) 17-23, 29-35 and 41-47 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 26 February 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 9/25/03.
- ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: \_\_\_\_\_.

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-16, 24-28, and 36-40 are rejected under 35 U.S.C. 102(e) as being anticipated by Parry et al, Patent No. 6,680,636.

As to claims 1, 11, and 24, Parry et al teach an integrated circuit comprising a clock source that outputs a clock signal, wherein the clock signal propagates down a first path, and a first bi-stable delay driver that inputs the clock signal at a point on the first path, wherein the first bi-stable delay driver is selectively sized based on a delay of the clock signal from the clock source to the point on the first path (col. 3 line 48 – col. 4 line 8 and col. 27 line 43 – col. 28 line 52).

As to claim 2, Parry et al teach a first element that inputs the clock signal and outputs a modulated clock signal, and a second element that inputs the modulated clock

signal and outputs a delay biased clock signal, wherein a size of the first element is variable (col. 1 line 48 – col. 2 line 8 and col. 6 lines 29-48).

As to claim 3, Parry et al teach the second element has a fixed size (col. 6 lines 29-48).

As to claim 4, Parry et al teach the clock signal propagates down a second path, and a second bi-stable delay driver that inputs the clock signal at a point on the second path, wherein the second bi-stable delay driver is selectively sized based on a delay of the clock signal from the clock source to the point on the second path (figure 3, col. 3 line 48 – col. 4 line 8 and col. 27 line 43 – col. 28 line 52).

As to claims 5, 9, and 25, Parry et al teach the first path and the second path each has a resistive component and a capacitive component (col. 2 lines 33-64).

As to claim 6, Parry et al teach a load on the first path and a load on the second path is unbalanced (col. 8 lines 38-53).

As to claim 7, Parry et al teach an RC delay of the first path is not equal to an RC delay of the second path (col. 7 line 54 – col. 8 line 37).

As to claim 8, Parry et al teach a length of the first path is not equal to a length of the second path (col. 2 lines 26-35).

As to claim 10 and 26, Parry et al teach the clock source is a clock header (col. 6 lines 49-65).

As to claim 27, Parry et al teach determining whether the first delay is less than a minimum delay, and decreasing a size of the first bi-stable delay driver if the first delay is less than a minimum delay (col. 8 line 54 – col. 9 line 25).

As to claim 28, Parry et al teach determining whether the first delay is greater than a maximum delay, and increasing a size of the first bi-stable delay driver if the first delay is greater than a maximum delay (col. 8 line 54 – col. 9 line 25).

Claims 12-16 are directed to the method of system claims 1-11 and 24-28, and claims 36-40 are directed to the computer readable medium of system claims 1-11 and 24-28. Parry et al teach the system as set forth in claims 1-11 and 24-28. Therefore, Parry et al also teach the method as set forth in claims 12-16. Further, Parry et al teach the computer readable medium as set forth in claims 36-40.

***Allowable Subject Matter***

Claims 17-23, 29-35, and 41-47 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Rehana Perveen whose telephone number is 571-272-3676. The examiner can normally be reached on Monday - Thursday 8:00am - 6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne H Browne can be reached on 571-272-3670. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Rehana Perveen  
Primary Patent Examiner  
Technology Center 2100